

SWITCHMODE SERIES NPN POWER TRANSISTORS

... designed for use in high-voltage, high-speed, power switching in inductive circuit, they are particularly suited for 115 and 220 V switchmode applications such as switching regulator's, inverters, DC -DC conveter, Motor Controls, Solenoid drive and Deflection circuits.

FEATURES:


- *Collector-Emitter Sustaining Voltage-
- V_{CEO(SUS)} = 400 V and 300 V * Collector-Emitter Saturation Voltage -
- $V_{CE(ext)} = 3.0 \text{ V (Max.)} \bigcirc I_{C} = 12 \text{ A, } I_{B} = 3.0 \text{ A}$ * Switching Time t_r = 0.7 us (Max.) $\bigcirc I_{C} = 8.0 \text{ A}$
- * SOA and Switching Aplication Information.

MAXIMUM RATINGS

Characteristic	Symbol	MJE13008	MJE13009	Unit
Collector-Emitter Voltage	V _{CEO}	300 400		٧
Collector-Emitter Voltage	V _{CEV}	600 700		٧
Emitter-Base Voltage	V _{EBO}	9		٧
Collector Current - Continuous - Peak	I _C	12 24		A
Base current	I _B	6		A
Total Power Dissipation @T _C ≍ 25°C Derate above 25°C	PD	100 0.8		W/°C
Operating and Storage Junction Temperature Range	T _J ,T _{STG}	-65 to +150		င္


THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance Junction to Case	Rθjc	1.25	°C/W



NPN **MJE13008** MJE13009

12 AMPERE **POWER TRANASISTORS** 300-400 VOLTS 100 WATTS






PIN 1.BASE 2.COLLECTOR 3.EMITTER 4.COLLECTOR(CASE)


	MILLIMETERS			
DIM	MIN	MAX		
A	14.68	15.31		
В	9.78	10.42		
С	5.01	6.52		
Ð	13.06	14.62		
Ε	3,57	4.07		
F	2.42	3.66		
G	1.12	1.36		
H	0.72	0.96		
i	4.22	4.98		
J	1.14	1.38		
K	2.20	2.97		
L	0.33	0.55		
M	2.48	2.98		
0	3.70	3.90		


PEROLITIONE OFFICE OFFI	ELECTRICAL CHARACTERISTICS	$(T_a = 25^{\circ}C \text{ unless otherwise noted })$
--	-----------------------------------	---


Character	Istic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltag (I _C = 10 mA, I _B = 0)	MJE13008 MJE13009	V _{CEO(sus)}	300 400		٧
Coliector Cutoff Current (V _{CEV} = Rated Value,V _{BE(off)} =1.5 V (V _{CEV} = Rated Value,V _{BE(off)} =1.5 V	/) / , T _C =100 °C)	I _{CEV}		1.0 5.0	mA
Emitter Cutoff Current (V _{EB} = 9.0 V, I _C = 0)		I _{EBO}		1.0	mA
ON CHARACTERISTICS (1)			•		·····
DC Current Gain (I _C = 5.0 A, V _{CE} = 5.0 V) (I _C = 8.0 A, V _{CE} = 5.0 V)		hFE	8.0 6.0	40 30	
Collector-Emitter Saturation Voltag (I _C = 5.0 A, I _B = 1.0 A) (I _C = 8.0 A, I _B = 1.6 A) (I _C = 12 A, I _B = 3.0 A)	e	V _{CE(sat)}		1.0 1.5 3.0	V
Base-Emitter Saturation Voltage (I _C = 5.0 A, I _B = 1.0 A) (I _C = 8.0 A, I _B = 1.6 A)		V _{BE(sat)}		1.2 1.6	V
DYNAMIC CHARACTERISTICS		·			
Current Gain - Bandwidth Product (I _C = 500 mA , V _{CE} = 10 V ,f = 1.0	MHz)	f _T	4.0		MHz
Output Capacitance (V _{CB} = 10 V , I _E = 0, f = 0.1 MHz)	Сов	180(typ)		pF
SWITCHING CHARACTERISTIC	cs				
Delay Time	V _{CC} = 125 V, I _C = 8.0 A	t _d		0.1	us
Rise Time	I _{B1} = -I _{B2} =1.6A,	tr		1.0	us
Storage Time tp =	= 25 us,Duty Cycle ≦1.0%	t.		3.0	us
Fall Time	• •	t,		0.7	us


| Fall Time | (1) Pulse Test: Pulse Width =300 us,Duty Cycle ≤ 2.0%


























REVERSE BIAS SWITCHING SAFE OPERATING AREA







SILICON NPN SWITCHING TRANSISTOR

■ SGS-THOMSON PREFERRED SALESTYPE

DESCRIPTION

The MJE13009 is a multiepitaxial mesa NPN transistor. It is mounted in Jedec TO-220 plastic package, intended for use in motor controls, switching regulators, deflection circuits, etc.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CEO}	Collector-Emitter Voltage (I _B = 0)	400	V
V _{CEV}	Collector-Emitter Voltage (V _{BE} = -1.5 V)	700	V
V _{EBO}	Emitter-Base Voltage (I _C = 0)	9	V
Ic	Collector Current	12	A
I _{CM}	Collector Peak Current (t _p ≤ 10 ms)	24	А
IB	Base Current	6	А
I _{BM}	Base Peak Current (t _p ≤ 10 ms)	12	А
ΙE	Emitter Current	18	А
I _{EM}	Emitter Peak Current	36	А
P _{tot}	Total Power Dissipation at T _c ≤ 25 °C	100	W
T _{stg}	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

September 1997



THERMAL DATA

R _{thj-case} Thermal Resistance Junction-case	Max	1.25	°C/W
--	-----	------	------

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ ^{o}C unless otherwise specified)


Symbol	Parameter	Test Condi	tions	Min.	Тур.	Max.	Unit
lcev	Collector Cut-off Current	V_{CEV} = rated value $V_{BE(off)}$ = 1.5 V V_{CEV} = rated value $V_{EB(off)}$ = 1.5 V T_{case} = 100°C				1	mA mA
I _{EBO}	Emitter Cut-off Current (I _C = 0)	V _{EB} = 9 V				1	mA
V _{CEO(sus)*}	Collector-Emitter Sustaining Voltage	I _C = 10 mA	I _E = 0	400			V
V _{CE(sat)} *	Collector-Emitter Saturation Voltage	$I_{C} = 5 A$ $I_{C} = 8 A$ $I_{C} = 12 A$ $I_{C} = 8 A$ $T_{case} = 100^{\circ}C$	$I_B = 1 A$ $I_B = 1.6 A$ $I_B = 3 A$ $I_B = 1.6 A$			1 1.5 3	V V V
$V_{BE(sat)^*}$	Base-Emitter Saturation Voltage	$I_{C} = 5 A$ $I_{C} = 8 A$ $I_{C} = 8 A$ $T_{case} = 100^{\circ}C$	$I_B = 1 A$ $I_B = 1.6 A$ $I_B = 1.6 A$			1.2 1.6 1.5	V V
h _{FE} *	DC Current Gain	Ic = 5 A Ic = 8 A	$V_{CE} = 5 V$ $V_{CE} = 5 V$	8 6		40 30	
f⊤	Transistor Frequency	I _C = 500 mA	$V_{CE} = 10 \text{ V}$	4			MHz
Сов	Output Capacitance	V _{CB} = 10 A f = 0.1 MHz	I _E = 0		180		pF
t _{on} t _s t _f	Turn-on Time Storage Time Fall Time	RESISTIVE LOAD $V_{CC} = 125 \text{ V}$ $I_{B1} = -I_{B2} = 1.6 \text{ A}$ Duty Cycle $\leq 1\%$	$I_C = 8A$ $t_p = 25 \ \mu s$			1.1 3 0.7	μs μs μs

^{*} Pulsed: Pulse duration = 300μs, duty cycle ≤ 2 %


Safe Operating Areas

CONTINUE NON TOOLS TO TOOLS TO TOOLS TOOLS


Derating Curve




DC Current Gain




Collector Emitter Saturation Voltage




Inductive Fall Time




DC Current Gain




Base Emitter Saturation Voltage




Inductive Storage Time



Reverse Biased SOA




RBSOA and Inductive Load Switching Test Circuit



- (1) Fast electronic switch (2) Non-inductive Resistor (3) Fast recovery rectifier

TO-220 MECHANICAL DATA

DIM		mm			inch	
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.

© 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - UnitedKingdom - U.S.A



Designer's™ Data Sheet

SWITCHMODE Series NPN Silicon Power Transistors

The MJE13009 is designed for high–voltage, high–speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switchmode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.


SPECIFICATION FEATURES:

- VCEO(sus) 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ T_C = 100°C
- Inductive Switching Matrix 3 to 12 Amp, 25 and 100°C
 ... t_C @ 8 A, 100°C is 120 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MJE13009*

*Motorola Preferred Device

12 AMPERE
NPN SILICON
POWER TRANSISTOR
400 VOLTS
100 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCEO(sus)	400	Vdc
Collector–Emitter Voltage	VCEV	700	Vdc
Emitter Base Voltage	V _{EBO}	9	Vdc
Collector Current — Continuous — Peak (1)	IC ICM	12 24	Adc
Base Current — Continuous — Peak (1)	I _B I _{BM}	6 12	Adc
Emitter Current — Continuous — Peak (1)	I _E IEM	18 36	Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	PD	2 16	Watts mW/°C
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	100 800	Watts mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{Stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	62.5	°C/W
Thermal Resistance, Junction to Case	$R_{ heta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

⁽¹⁾ Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

Designer's and SWITCHMODE are trademarks of Motorola, Inc.

REV 2





ELECTRICAL CHARACTERISTICS (T $_C$ = 25°C unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
*OFF CHARACTERISTICS						
Collector–Emitter Sustain (I _C = 10 mA, I _B = 0)	ing Voltage	VCEO(sus)	400		_	Vdc
Collector Cutoff Current (VCEV = Rated Value, (VCEV = Rated Value,	VBE(off) = 1.5 Vdc) VBE(off) = 1.5 Vdc, T _C = 100°C)	I _{CEV}	_	_	1 5	mAdc
Emitter Cutoff Current (VEB = 9 Vdc, IC = 0)		I _{EBO}	_	_	1	mAdc
SECOND BREAKDOWN						
Second Breakdown Colle Clamped Inductive SOA	IS/b —		See Fi			
*ON CHARACTERISTICS						
DC Current Gain (I _C = 5 Adc, V _{CE} = 5 V (I _C = 8 Adc, V _{CE} = 5 V		hFE	8 6	_ _	40 30	
Collector-Emitter Saturat (I _C = 5 Adc, I _B = 1 Adc (I _C = 8 Adc, I _B = 1.6 Ad (I _C = 12 Adc, I _B = 3 Ad (I _C = 8 Adc, I _B = 1.6 Ad) dc) (c)	VCE(sat)	_ _ _ _	_ _ _ _	1 1.5 3 2	Vdc
Base–Emitter Saturation (I _C = 5 Adc, I _B = 1 Adc (I _C = 8 Adc, I _B = 1.6 Ad (I _C = 8 Adc, I _B = 1.6 Ad) dc)	VBE(sat)	_ _ _	_ _ _	1.2 1.6 1.5	Vdc
DYNAMIC CHARACTERIS	TICS					
Current–Gain — Bandwid (I _C = 500 mAdc, V _{CE} =		fT	4	_	_	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0,	f = 0.1 MHz)	C _{ob}	_	180	_	pF
SWITCHING CHARACTER	RISTICS					
Resistive Load (Table 1)						
Delay Time		^t d	_	0.06	0.1	μs
Rise Time	(V _{CC} = 125 Vdc, I _C = 8 A,	t _r	_	0.45	1	μs
Storage Time	$I_{B1} = I_{B2} = 1.6 \text{ A}, t_p = 25 \text{ μs},$ Duty Cycle $\leq 1\%$)	t _S	_	1.3	3	μs
Fall Time		t _f	_	0.2	0.7	μs
Inductive Load, Clampe	d (Table 1, Figure 13)					
Voltage Storage Time	(I _C = 8 A, V _{clamp} = 300 Vdc,	t _{SV}	_	0.92	2.3	μs
Crossover Time	I _{B1} = 1.6 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _C	_	0.12	0.7	μs

^{*}Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.






Figure 1. Forward Bias Safe Operating Area




Figure 2. Reverse Bias Switching Safe Operating Area

The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.




Figure 3. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C=25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

 $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.




Figure 4. Typical Thermal Response $[Z_{\theta,J,C}(t)]$




Figure 5. DC Current Gain




Figure 6. Collector Saturation Region




Figure 7. Base-Emitter Saturation Voltage




Figure 8. Collector-Emitter Saturation Voltage




Figure 9. Collector Cutoff Region




Figure 10. Capacitance

Table 1. Test Conditions for Dynamic Performance

	REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
TEST CIRCUITS	DUTY CYCLE \leq 10% $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.02\mu F}$ $_{0.$	+125 V RC TUT SCOPE -4.0 V
CIRCUIT	Coil Data: GAP for 200 μ H/20 A VCC = 20 V Ferroxcube Core #6656 Lcoil = 200 μ H Vclamp = 300 Vdc	V_{CC} = 125 V R_{C} = 15 Ω D1 = 1N5820 or Equiv. R_{B} = Ω
TEST WAVEFORMS	OUTPUT WAVEFORMS $t_f \text{ CLAMPED} \approx t_2 \qquad t_1 \text{ ADJUSTED TO} \\ \text{OBTAIN IC} \\ \text{Test Equipment} \\ \text{Scope-Tektronics} \\ \text{475 or Equivalent} \\ \text{TIME} \qquad t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$	+10 V 25 μs t _r , t _f < 10 ns Duty Cycle = 1.0% R _B and R _C adjusted for desired I _B and I _C

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_{C} = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and

100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn—on and turn—off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn—on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn—off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage—current conditions that can be sustained during reverse biased turn—off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

 For detailed information on specific switching applications, see Motorola Application Notes AN–719, AN–767.

VOLTAGE REQUIREMENTS (continued)

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn—off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn–on time does not exceed 10 μs (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling

capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the VCE(sat) specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time $(t_{\rm fi}).$ For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base–emitter junction during turn–off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE




Figure 11. Turn-On Time





Figure 12. Turn-Off Time






Figure 13. Inductive Switching Measurements

Figure 14. Typical Inductive Switching Waveforms (at 300 V and 12 A with I_{B1} = 2.4 A and V_{BE(off)} = 5 V)

Table 2. Applications Examples of Switching Circuits




Table 3. Typical Inductive Switching Performance

I _C	T _C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	t _{ti} ns	t _C ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded In the Inductive Switching Circuit In Table 1.

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}

t_{rV} = Voltage Rise Time, 10−90% V_{CEM}

tfi = Current Fall Time, 90-10% ICM

tti = Current Tail, 10-2% ICM

t_C = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the turn–off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:


$$PSWT = 1/2 VCCIC(t_C) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{IV} + $t_{\text{fi}} \simeq t_{\text{C}}.$ However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_{C} and t_{SV}) which are guaranteed at 100°C .



PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
T	0.235	0.255	5.97	6.47	
J	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	

- STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

CASE 221A-06 TO-220AB **ISSUE Y**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola exposure any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and CM are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

WWW.samelecinc.ru





Designer's™ Data Sheet

SWITCHMODE Series NPN Silicon Power Transistors

The MJE13009 is designed for high–voltage, high–speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switchmode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.


SPECIFICATION FEATURES:

- VCEO(sus) 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ T_C = 100°C
- Inductive Switching Matrix 3 to 12 Amp, 25 and 100°C
 ... t_C @ 8 A, 100°C is 120 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MJE13009*

*Motorola Preferred Device

12 AMPERE
NPN SILICON
POWER TRANSISTOR
400 VOLTS
100 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCEO(sus)	400	Vdc
Collector–Emitter Voltage	VCEV	700	Vdc
Emitter Base Voltage	V _{EBO}	9	Vdc
Collector Current — Continuous — Peak (1)	IC ICM	12 24	Adc
Base Current — Continuous — Peak (1)	I _B I _{BM}	6 12	Adc
Emitter Current — Continuous — Peak (1)	I _E IEM	18 36	Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	PD	2 16	Watts mW/°C
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	100 800	Watts mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{Stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	62.5	°C/W
Thermal Resistance, Junction to Case	$R_{ heta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

⁽¹⁾ Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

Designer's and SWITCHMODE are trademarks of Motorola, Inc.

REV 2





ELECTRICAL CHARACTERISTICS (T $_C$ = 25°C unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
*OFF CHARACTERISTICS						
Collector–Emitter Sustain (I _C = 10 mA, I _B = 0)	ing Voltage	VCEO(sus)	400		_	Vdc
Collector Cutoff Current (VCEV = Rated Value, (VCEV = Rated Value,	VBE(off) = 1.5 Vdc) VBE(off) = 1.5 Vdc, T _C = 100°C)	I _{CEV}	_	_	1 5	mAdc
Emitter Cutoff Current (VEB = 9 Vdc, IC = 0)		I _{EBO}	_	_	1	mAdc
SECOND BREAKDOWN						
	ctor Current with base forward biased with Base Reverse Biased	IS/b —		See Fi		
*ON CHARACTERISTICS						
DC Current Gain (I _C = 5 Adc, V _{CE} = 5 V (I _C = 8 Adc, V _{CE} = 5 V		hFE	8 6	_ _	40 30	
Collector-Emitter Saturat (I _C = 5 Adc, I _B = 1 Adc (I _C = 8 Adc, I _B = 1.6 Ad (I _C = 12 Adc, I _B = 3 Ad (I _C = 8 Adc, I _B = 1.6 Ad) dc) (c)	VCE(sat)	_ _ _ _	_ _ _ _	1 1.5 3 2	Vdc
Base–Emitter Saturation (I _C = 5 Adc, I _B = 1 Adc (I _C = 8 Adc, I _B = 1.6 Ad (I _C = 8 Adc, I _B = 1.6 Ad) dc)	VBE(sat)	_ _ _	_ _ _	1.2 1.6 1.5	Vdc
DYNAMIC CHARACTERIS	TICS					
Current–Gain — Bandwid (I _C = 500 mAdc, V _{CE} =		fT	4	_	_	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0,	f = 0.1 MHz)	C _{ob}	_	180	_	pF
SWITCHING CHARACTER	RISTICS					
Resistive Load (Table 1)						
Delay Time		^t d	_	0.06	0.1	μs
Rise Time	(V _{CC} = 125 Vdc, I _C = 8 A,	t _r	_	0.45	1	μs
Storage Time	$I_{B1} = I_{B2} = 1.6 \text{ A}, t_p = 25 \mu \text{s},$ Duty Cycle $\leq 1\%$)	t _S	_	1.3	3	μs
Fall Time		t _f	_	0.2	0.7	μs
Inductive Load, Clampe	d (Table 1, Figure 13)					
Voltage Storage Time	(I _C = 8 A, V _{clamp} = 300 Vdc,	t _{SV}	_	0.92	2.3	μs
Crossover Time	I _{B1} = 1.6 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _C	_	0.12	0.7	μs

^{*}Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.






Figure 1. Forward Bias Safe Operating Area




Figure 2. Reverse Bias Switching Safe Operating Area

The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.




Figure 3. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C=25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

 $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.




Figure 4. Typical Thermal Response $[Z_{\theta,J,C}(t)]$




Figure 5. DC Current Gain




Figure 6. Collector Saturation Region




Figure 7. Base-Emitter Saturation Voltage




Figure 8. Collector-Emitter Saturation Voltage




Figure 9. Collector Cutoff Region




Figure 10. Capacitance

Table 1. Test Conditions for Dynamic Performance

	REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
TEST CIRCUITS	DUTY CYCLE \leq 10% $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.001\mu F}$ $_{0.02\mu F}$ $_{0.$	+125 V RC TUT SCOPE -4.0 V
CIRCUIT	Coil Data: GAP for 200 μ H/20 A VCC = 20 V Ferroxcube Core #6656 Lcoil = 200 μ H Vclamp = 300 Vdc	V_{CC} = 125 V R_{C} = 15 Ω D1 = 1N5820 or Equiv. R_{B} = Ω
TEST WAVEFORMS	OUTPUT WAVEFORMS $t_f \text{ CLAMPED} \approx t_2 \qquad t_1 \text{ ADJUSTED TO} \\ \text{OBTAIN IC} \\ \text{Test Equipment} \\ \text{Scope-Tektronics} \\ \text{475 or Equivalent} \\ \text{TIME} \qquad t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$	+10 V 25 μs t _r , t _f < 10 ns Duty Cycle = 1.0% R _B and R _C adjusted for desired I _B and I _C

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_{C} = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and

100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn—on and turn—off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn—on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn—off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage—current conditions that can be sustained during reverse biased turn—off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

 For detailed information on specific switching applications, see Motorola Application Notes AN–719, AN–767.

VOLTAGE REQUIREMENTS (continued)

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn—off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn–on time does not exceed 10 μs (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling

capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the VCE(sat) specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time $(t_{\rm fi}).$ For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base–emitter junction during turn–off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE




Figure 11. Turn-On Time





Figure 12. Turn-Off Time






Figure 13. Inductive Switching Measurements

Figure 14. Typical Inductive Switching Waveforms (at 300 V and 12 A with I_{B1} = 2.4 A and V_{BE(off)} = 5 V)

Table 2. Applications Examples of Switching Circuits




Table 3. Typical Inductive Switching Performance

I _C	T _C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	t _{ti} ns	t _C ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded In the Inductive Switching Circuit In Table 1.

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}

t_{rV} = Voltage Rise Time, 10−90% V_{CEM}

tfi = Current Fall Time, 90-10% ICM

tti = Current Tail, 10-2% ICM

t_C = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the turn–off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:


$$PSWT = 1/2 VCCIC(t_C) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{IV} + $t_{\text{fi}} \simeq t_{\text{C}}.$ However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_{C} and t_{SV}) which are guaranteed at 100°C .



PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
T	0.235	0.255	5.97	6.47	
J	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	

- STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

CASE 221A-06 TO-220AB **ISSUE Y**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola exposure any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and CM are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

WWW.samelecinc.ru







SWITCHMODE [™] **Series NPN Silicon Power Transistors**

The MJE13009 is designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.


SPECIFICATION FEATURES:

- VCEO(sus) 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100$ °C
- Inductive Switching Matrix 3 to 12 Amp, 25 and 100°C
 t_c @ 8 A, 100°C is 120 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MJE13009*

*ON Semiconductor Preferred Device

12 AMPERE
NPN SILICON
POWER TRANSISTOR
400 VOLTS
100 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V _{CEO(sus)}	400	Vdc
Collector–Emitter Voltage	VCEV	700	Vdc
Emitter Base Voltage	V _{EBO}	9	Vdc
Collector Current — Continuous — Peak (1)	I _C	12 24	Adc
Base Current — Continuous — Peak (1)	I _B	6 12	Adc
Emitter Current — Continuous — Peak (1)	I _E I _{EM}	18 36	Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D	2 16	Watts mW/°C
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	100 800	Watts mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	62.5	°C/W
Thermal Resistance, Junction to Case	$R_{ heta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

⁽¹⁾ Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



ELECTRICAL CHARACTERISTICS ($T_C = 25$ °C unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTIC	s			<u> </u>		
Collector–Emitter Sustai (I _C = 10 mA, I _B = 0)	ning Voltage	VCEO(sus)	400	_	_	Vdc
Collector Cutoff Current (VCEV = Rated Value (VCEV = Rated Value	, V _{BE(off)} = 1.5 Vdc) , V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	ICEV	_		1 5	mAdc
Emitter Cutoff Current (VEB = 9 Vdc, I _C = 0)		I _{EBO}	_	_	1	mAdc
SECOND BREAKDOWN						•
	ector Current with base forward biased with Base Reverse Biased	IS/b		See Fig See Fig	•	
ON CHARACTERISTICS	3					
DC Current Gain (I _C = 5 Adc, V _{CE} = 5 (I _C = 8 Adc, V _{CE} = 5		hFE	8 6	_	40 30	
Collector–Emitter Saturation Voltage (I _C = 5 Adc, I _B = 1 Adc) (I _C = 8 Adc, I _B = 1.6 Adc) (I _C = 12 Adc, I _B = 3 Adc) (I _C = 8 Adc, I _B = 1.6 Adc, T _C = 100°C)		VCE(sat)	_ _ _ _	_ _ _ _	1 1.5 3 2	Vdc
Base–Emitter Saturation (I _C = 5 Adc, I _B = 1 Ad (I _C = 8 Adc, I _B = 1.6 Ad (I _C = 8 Adc, I _B = 1.6 Ad	c) Adc)	VBE(sat)		_ _ _	1.2 1.6 1.5	Vdc
DYNAMIC CHARACTERI	STICS					
Current–Gain — Bandw (I _C = 500 mAdc, V _{CE}		fT	4	_	_	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0), f = 0.1 MHz)	C _{ob}	_	180	_	pF
SWITCHING CHARACTE	RISTICS					
Resistive Load (Table	1)					
Delay Time		td	_	0.06	0.1	μs
Rise Time	(V _{CC} = 125 Vdc, I _C = 8 A,	t _r	_	0.45	1	μs
Storage Time	- I _{B1} = I _{B2} = 1.6 A, t _p = 25 μs, Duty Cycle ≤ 1%)	t _S	_	1.3	3	μs
Fall Time	1	t _f	_	0.2	0.7	μs
Inductive Load, Clamp	ed (Table 1, Figure 13)					•
Voltage Storage Time	(I _C = 8 A, V _{clamp} = 300 Vdc,	t _{SV}	_	0.92	2.3	μs
Crossover Time	I _{B1} = 1.6 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _C	_	0.12	0.7	μs

^{*}Pulse Test: Pulse Width = 300 μ s, Duty Cycle = 2%.






Figure 1. Forward Bias Safe Operating Area




Figure 2. Reverse Bias Switching Safe Operating Area

The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.




Figure 3. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

 $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.




Figure 4. Typical Thermal Response [Z $_{\theta}$ JC(t)]




Figure 5. DC Current Gain




Figure 6. Collector Saturation Region




Figure 7. Base-Emitter Saturation Voltage




Figure 8. Collector–Emitter Saturation Voltage




Figure 9. Collector Cutoff Region




Figure 10. Capacitance

Table 1. Test Conditions for Dynamic Performance

Table 1. Test Conditions for Dynamic Performance		
REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	DUTY CYCLE \leq 10% $_{1}^{4}$ \leq 10 ns $_{1}^{4}$	+125 V RC TUT SCOPE -4.0 V
CIRCUIT	Coil Data: GAP for 200 μ H/20 A VCC = 20 V Full Bobbin (~16 Turns) #16	V_{CC} = 125 V R_{C} = 15 Ω D1 = 1N5820 or Equiv. R_{B} = Ω
TEST WAVEFORMS	OUTPUT WAVEFORMS $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _r , t _f < 10 ns Duty Cycle = 1.0% R _B and R _C adjusted for desired I _B and I _C

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn—on and turn—off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn—on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn—off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage—current conditions that can be sustained during reverse biased turn—off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by

the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn—on and within the reverse bias SOA curve during turn—off are considered safe, with the following assumptions:

- 1. The device thermal limitations are not exceeded.
- 2. The turn–on time does not exceed 10 μs (see standard pulsed forward SOA curves in Figure 1).
- 3. The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the VCE(sat) specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time ($t_{\rm fi}$). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base–emitter junction during turn–off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.



For detailed information on specific switching applications, see ON Semiconductor Application Notes AN-719, AN-767.

RESISTIVE SWITCHING PERFORMANCE




Figure 11. Turn-On Time




Figure 12. Turn-Off Time




Figure 13. Inductive Switching Measurements





Figure 14. Typical Inductive Switching Waveforms (at 300 V and 12 A with $I_{B1} = 2.4$ A and $V_{BE(off)} = 5$ V)

Table 2. Applications Examples of Switching Circuits



MJF13009

Table 3. Typical Inductive Switching Performance

I _C	[™] C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	^t ti ns	t _C ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded In the Inductive Switching Circuit In Table 1.

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}

 t_{TV} = Voltage Rise Time, 10–90% V_{CEM}

tfi = Current Fall Time, 90–10% I_{CM}

tti = Current Tail, 10–2% ICM

 t_C = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the turn–off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:


$$P_{SWT} = 1/2 V_{CCIC}(t_C) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, $t_{\rm rv} + t_{\rm fi} \simeq t_{\rm c}$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

PACKAGE DIMENSIONS

TO-220AB **CASE 221A-09 ISSUE AA**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETERS		
DIM	MIN MAX		MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
T	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	

Notes



SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.



MJE13009F

High Voltage Switch Mode Application• High Speed Switching

- Suitable for Switching Regulator and Motor Control



NPN Silicon Transistor

Absolute Maximum Ratings T_C=25°C unless otherwise noted

Symbol	Parameter	Value	Units
V _{CBO}	Collector-Base Voltage	700	V
V _{CEO}	Collector-Emitter Voltage	400	V
V _{EBO}	Emitter-Base Voltage	9	V
I _C	Collector Current (DC)	12	А
I _{CP}	Collector Current (Pulse)	24	А
I _B	Base Current	6	А
P _C	Collector Dissipation (T _C =25°C)	50	W
T _J	Junction Temperature	150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C

Electrical Characteristics $T_C=25$ °C unless otherwise noted

Symbol	Parameter	Test Condition	on Min. T		Max.	Units
V _{CEO} (sus)	Collector-Emitter Sustaining Voltage	$I_C = 10 \text{mA}, I_B = 0$	400			V
I _{EBO}	Emitter Cut-off Current	$V_{EB} = 7V, I_{C} = 0$			1	mA
h _{FE}	DC Current Gain	$V_{CE} = 5V, I_{C} = 5A$	8		40	
		$V_{CE} = 5V, I_{C} = 8A$	6		30	
V _{CE} (sat)	Collector-Emitter Saturation Voltage	$I_C = 5A, I_B = 1A$			1	V
		$I_C = 8A, I_B = 1.6A$			1.5	V
		$I_C = 12A, I_B = 3A$			3	V
V _{BE} (sat)	Base-Emitter Saturation Voltage	$I_C = 5A, I_B = 1A$			1.2	V
		$I_C = 8A, I_B = 1.6A$			1.6	V
C _{ob}	Output Capacitance	V _{CB} = 10V , f = 0.1MHz		180		pF
f _T	Current Gain Bandwidth Product	$V_{CE} = 10V, I_{C} = 0.5A$	4			MHz
t _{ON}	Turn ON Time	$V_{CC} = 125V, I_{C} = 8A$			1.1	μs
t _{STG}	Storage Time	$I_{B1} = -I_{B2} = 1.6A$			3	μs
t _F	Fall Time	$R_L = 15,6\Omega$			0.7	μs

^{*} Pulse Test: PW≤300μs, Duty Cycle≤2%

Typical Characteristics




Figure 1. DC current Gain




Figure 2. Base-Emitter Saturation Voltage Collector-Emitter Saturation Voltage




Figure 3. Collector Output Capacitance




Figure 4. Turn On Time




Figure 5. Turn Off Time




Figure 6. Safe Operating Area

Typical Characteristics (Continued)





Figure 1. DC current Gain

Package Demensions

TO-220F



Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



MJE LOW VOLTAGE SERIES TRANSISTORS

MJE13009L

• FEATURES: HIGH VOLTAGE CAPABILITY HIGH SPEED SWITCHING WIDE SOA


● APPLICATION: ■ SUITABLE FOR 110V CIRCUIT MODE ■ FLUORESCENT LAMP

■ ELECTRONIC BALLAST ■ ELECTRONIC TRANSFORMER ■ SWITCH MODE POWER SUPPLY

◆ Absolute Maximum Ratings (Tc=25°C)

TO-220

PARAMETER	SYMBOL	VALUE	UNIT
Collector-Base Voltage	V_{CBO}	400	V
Collector-Emitter Voltage	V _{CEO}	200	V
Emitter- Base Voltage	V_{EBO}	9	V
Collector Current	I_{C}	20	A
Total Power Dissipation	$P_{\rm C}$	80	W
Junction Temperature	Tj	150	°C
Storage Temperature	Tstg	-65-150	°C





• Electronic Characteristics (Tc=25°C)


CHARACTERISTICS	SYMBOL	TEST CONDITION	MIN	MAX	UNIT	
Collector-Base Cutoff Current	I_{CBO}	V_{CB} =400 V		100	μА	
Collector-Emitter Cutoff Current	I_{CEO}	$V_{CE} = 200 V, I_B = 0$		250	μА	
Collector-Emitter Voltage	V_{CEO}	$I_{C}=10\text{mA}, I_{B}=0$	200		V	
Emitter -Base Voltage	V_{EBO}	$I_E=1$ mA, $I_C=0$	9		V	
	Vces	$I_{C}=2.0A, I_{B}=0.4A$		0.5		
Collector-Emitter Saturation Voltage		I _C =8.0A,I _B =1.6A		1.0	V	
		I _C =12.0A,I _B =3.0A		2.0		
Base-Emitter Saturation Voltage	Vbes	$I_{C}=5.0A, I_{B}=1.0A$		1.5	V	
	1	V _{CE} =5V,I _C =10 mA	8			
DC Current Gain	$ m h_{FE}$	$V_{CE} = 5V, I_{C} = 2.0 \text{ A}$	10	40		
		V _{CE} =5V,I _C =15.0 A	5			


MJE LOW VOLTAGE SERIES TRANSISTORS


MJE13009L














TO-220 MECHANICAL DATA

UNIT: mm

SYMBOL	min	nom	max	SYMBOL	min	nom	max
Α	3.5		4.8	е		2.54	
В			2.4	F	1.1		1.4
B1			1.8	L	12.5		14.5
b	0.6			L1			3.5
ф b1			1.2	L2			6.3
С	0.4			φР			
D			16.5	Q	2.5		3.1
D1	5.9		6.9	Q1	2.0		2.8
Е			10.7	Z	3.0		

